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1. Calculate the output resistance and the minimum output voltage, while 
maintaining all transistors in saturation, for the circuit shown in Figure 1. Assume 
that IOUT  is also10µA.  
(100 marks) 
 
Figure 1: Cascode Current Source 
 
2. A CMOS amplifier is shown in Figure 2. Assume M1 and M2 operate in the 
saturation region.  
 
Figure 2: Common Source Amplifier 
 
..3/- 
 
 
 
10µA 
iOUT i UT 
 
 5/1 
5/1 5/1 
5/1 
  
M4 
M3 
  M1 
  
M2 
vOUT 
 
VDD 
  
Vin 
Vout 
  
VGG 
  M1 
  M2 
-3-           [EEE 510] 
 
(a) What value of VGG gives 100µA through M1 and M2?  
(30 marks) 
 
(b) What is the DC value of input voltage Vin? 
(30 marks) 
 
(c) What is the small signal voltage gain, Vout/Vin? 
 (40 marks) 
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Figure 3: Common Emitter Amplifier 
 
(a) Draw small signal equivalent circuit of the circuit in Figure 3.  
(30 marks) 
 
(b) If  RC = 2.5 kΩ, IC = 100 μA and current gain, β = 100, determine the gain, 
AV of the circuit in Figure 3.  
(20 marks) 
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Figure 4. Class A Amplifier 
 
(c) Figure 4 shows a typical Class A Bipolar amplifier. Based on the circuit, 
prove that the ideal efficiency of the amplifier is 25 %. 
(50 marks) 
 
4. Circuit in Figure 5 shows basic design of voltage regulator.  
 
(a) Find expression of Vo. 
(20 marks) 
 
(b) If you were to increase the output current by β . What are the modification 
need to the circuit?  Show the modified diagram after modification. 
(80 marks) 
 
Figure 5: Voltage Regulator 
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5. Find the output resistance of the double-cascode current mirror shown in Figure 
6. Assume all the transistors operate in active region with ID = 10µA , VA =50V 
and gmro = 50. Neglect body effect. 
 
(a) Derive output resistance. 
(60 marks) 
 
(b) Calculate the output resisitance. 
(40 marks) 
 
 
 
Figure 6 : Cacode Current Mirror 
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6. Circuit in Figure 7 shows cascade common source having both load of 10K. This 
circuit is aimed to build a good control current source (CCCS). Therefore 10K is 
inserted as feedback resistor. Rds and gm for both transistor is 40k and  2mS. 
 
(a) Calculate 
Vin
Iin
 when Iout equal 0.    
(20 marks) 
 
(b) Calculate 
Vin
Vout
 when Iout equal 0.  
(40 marks) 
 
40 Calculate 
Iout
Vout
when input vi is short circuit.  
(40 marks) 
 
 
 
 
Figure 7: Cascade Common Source 
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